[clblas] 54/67: add dtrsm perf (clblas 2.7.1) on w9100 with 14502 driver
Ghislain Vaillant
ghisvail-guest at moszumanska.debian.org
Tue Oct 27 08:02:15 UTC 2015
This is an automated email from the git hooks/post-receive script.
ghisvail-guest pushed a commit to branch master
in repository clblas.
commit 705d16e1c673cdd37bb3a0791e7267288b7ac75e
Author: Timmy <timmy.liu at amd.com>
Date: Tue Oct 13 09:14:34 2015 -0500
add dtrsm perf (clblas 2.7.1) on w9100 with 14502 driver
---
...as271_w9100_dtrsm_col_left_lower_unit_14502.csv | 31 ++++++++++++++++++++++
...as271_w9100_dtrsm_col_left_upper_unit_14502.csv | 31 ++++++++++++++++++++++
...s271_w9100_dtrsm_col_right_lower_unit_14502.csv | 31 ++++++++++++++++++++++
...s271_w9100_dtrsm_col_right_upper_unit_14502.csv | 31 ++++++++++++++++++++++
4 files changed, 124 insertions(+)
diff --git a/doc/performance/clBLAS_2.7.1/W9100/clblas271_w9100_dtrsm_col_left_lower_unit_14502.csv b/doc/performance/clBLAS_2.7.1/W9100/clblas271_w9100_dtrsm_col_left_lower_unit_14502.csv
new file mode 100644
index 0000000..a55a5e4
--- /dev/null
+++ b/doc/performance/clBLAS_2.7.1/W9100/clblas271_w9100_dtrsm_col_left_lower_unit_14502.csv
@@ -0,0 +1,31 @@
+m,n,k,lda,ldb,ldc,offa,offb,offc,alpha,beta,order,transa,transb,side,uplo,diag,function,device,library,label,GFLOPS
+192,192,192,0,0,0,0,0,0,1.0,1.0,column,none,none,left,lower,unit,dtrsm,gpu,clblas,clblas271_w9100_dtrsm_col_left_lower_unit_14502,8.76417
+384,384,384,0,0,0,0,0,0,1.0,1.0,column,none,none,left,lower,unit,dtrsm,gpu,clblas,clblas271_w9100_dtrsm_col_left_lower_unit_14502,58.4721
+576,576,576,0,0,0,0,0,0,1.0,1.0,column,none,none,left,lower,unit,dtrsm,gpu,clblas,clblas271_w9100_dtrsm_col_left_lower_unit_14502,149.36
+768,768,768,0,0,0,0,0,0,1.0,1.0,column,none,none,left,lower,unit,dtrsm,gpu,clblas,clblas271_w9100_dtrsm_col_left_lower_unit_14502,266.636
+960,960,960,0,0,0,0,0,0,1.0,1.0,column,none,none,left,lower,unit,dtrsm,gpu,clblas,clblas271_w9100_dtrsm_col_left_lower_unit_14502,402.608
+1152,1152,1152,0,0,0,0,0,0,1.0,1.0,column,none,none,left,lower,unit,dtrsm,gpu,clblas,clblas271_w9100_dtrsm_col_left_lower_unit_14502,509.134
+1344,1344,1344,0,0,0,0,0,0,1.0,1.0,column,none,none,left,lower,unit,dtrsm,gpu,clblas,clblas271_w9100_dtrsm_col_left_lower_unit_14502,620.235
+1536,1536,1536,0,0,0,0,0,0,1.0,1.0,column,none,none,left,lower,unit,dtrsm,gpu,clblas,clblas271_w9100_dtrsm_col_left_lower_unit_14502,381.995
+1728,1728,1728,0,0,0,0,0,0,1.0,1.0,column,none,none,left,lower,unit,dtrsm,gpu,clblas,clblas271_w9100_dtrsm_col_left_lower_unit_14502,786.587
+1920,1920,1920,0,0,0,0,0,0,1.0,1.0,column,none,none,left,lower,unit,dtrsm,gpu,clblas,clblas271_w9100_dtrsm_col_left_lower_unit_14502,850.987
+2112,2112,2112,0,0,0,0,0,0,1.0,1.0,column,none,none,left,lower,unit,dtrsm,gpu,clblas,clblas271_w9100_dtrsm_col_left_lower_unit_14502,924.658
+2304,2304,2304,0,0,0,0,0,0,1.0,1.0,column,none,none,left,lower,unit,dtrsm,gpu,clblas,clblas271_w9100_dtrsm_col_left_lower_unit_14502,873.356
+2496,2496,2496,0,0,0,0,0,0,1.0,1.0,column,none,none,left,lower,unit,dtrsm,gpu,clblas,clblas271_w9100_dtrsm_col_left_lower_unit_14502,1015.78
+2688,2688,2688,0,0,0,0,0,0,1.0,1.0,column,none,none,left,lower,unit,dtrsm,gpu,clblas,clblas271_w9100_dtrsm_col_left_lower_unit_14502,1040.93
+2880,2880,2880,0,0,0,0,0,0,1.0,1.0,column,none,none,left,lower,unit,dtrsm,gpu,clblas,clblas271_w9100_dtrsm_col_left_lower_unit_14502,1060.2
+3072,3072,3072,0,0,0,0,0,0,1.0,1.0,column,none,none,left,lower,unit,dtrsm,gpu,clblas,clblas271_w9100_dtrsm_col_left_lower_unit_14502,613.395
+3264,3264,3264,0,0,0,0,0,0,1.0,1.0,column,none,none,left,lower,unit,dtrsm,gpu,clblas,clblas271_w9100_dtrsm_col_left_lower_unit_14502,1111.35
+3456,3456,3456,0,0,0,0,0,0,1.0,1.0,column,none,none,left,lower,unit,dtrsm,gpu,clblas,clblas271_w9100_dtrsm_col_left_lower_unit_14502,1125.58
+3648,3648,3648,0,0,0,0,0,0,1.0,1.0,column,none,none,left,lower,unit,dtrsm,gpu,clblas,clblas271_w9100_dtrsm_col_left_lower_unit_14502,1150.94
+3840,3840,3840,0,0,0,0,0,0,1.0,1.0,column,none,none,left,lower,unit,dtrsm,gpu,clblas,clblas271_w9100_dtrsm_col_left_lower_unit_14502,1008.84
+4032,4032,4032,0,0,0,0,0,0,1.0,1.0,column,none,none,left,lower,unit,dtrsm,gpu,clblas,clblas271_w9100_dtrsm_col_left_lower_unit_14502,1193.15
+4224,4224,4224,0,0,0,0,0,0,1.0,1.0,column,none,none,left,lower,unit,dtrsm,gpu,clblas,clblas271_w9100_dtrsm_col_left_lower_unit_14502,1180.7
+4416,4416,4416,0,0,0,0,0,0,1.0,1.0,column,none,none,left,lower,unit,dtrsm,gpu,clblas,clblas271_w9100_dtrsm_col_left_lower_unit_14502,1189.88
+4608,4608,4608,0,0,0,0,0,0,1.0,1.0,column,none,none,left,lower,unit,dtrsm,gpu,clblas,clblas271_w9100_dtrsm_col_left_lower_unit_14502,820.989
+4800,4800,4800,0,0,0,0,0,0,1.0,1.0,column,none,none,left,lower,unit,dtrsm,gpu,clblas,clblas271_w9100_dtrsm_col_left_lower_unit_14502,1213.96
+4992,4992,4992,0,0,0,0,0,0,1.0,1.0,column,none,none,left,lower,unit,dtrsm,gpu,clblas,clblas271_w9100_dtrsm_col_left_lower_unit_14502,1209.88
+5184,5184,5184,0,0,0,0,0,0,1.0,1.0,column,none,none,left,lower,unit,dtrsm,gpu,clblas,clblas271_w9100_dtrsm_col_left_lower_unit_14502,1233.14
+5376,5376,5376,0,0,0,0,0,0,1.0,1.0,column,none,none,left,lower,unit,dtrsm,gpu,clblas,clblas271_w9100_dtrsm_col_left_lower_unit_14502,1091.0
+5568,5568,5568,0,0,0,0,0,0,1.0,1.0,column,none,none,left,lower,unit,dtrsm,gpu,clblas,clblas271_w9100_dtrsm_col_left_lower_unit_14502,1246.52
+5760,5760,5760,0,0,0,0,0,0,1.0,1.0,column,none,none,left,lower,unit,dtrsm,gpu,clblas,clblas271_w9100_dtrsm_col_left_lower_unit_14502,1236.78
diff --git a/doc/performance/clBLAS_2.7.1/W9100/clblas271_w9100_dtrsm_col_left_upper_unit_14502.csv b/doc/performance/clBLAS_2.7.1/W9100/clblas271_w9100_dtrsm_col_left_upper_unit_14502.csv
new file mode 100644
index 0000000..c44decc
--- /dev/null
+++ b/doc/performance/clBLAS_2.7.1/W9100/clblas271_w9100_dtrsm_col_left_upper_unit_14502.csv
@@ -0,0 +1,31 @@
+m,n,k,lda,ldb,ldc,offa,offb,offc,alpha,beta,order,transa,transb,side,uplo,diag,function,device,library,label,GFLOPS
+192,192,192,0,0,0,0,0,0,1.0,1.0,column,none,none,left,upper,unit,dtrsm,gpu,clblas,clblas271_w9100_dtrsm_col_left_upper_unit_14502,9.27487
+384,384,384,0,0,0,0,0,0,1.0,1.0,column,none,none,left,upper,unit,dtrsm,gpu,clblas,clblas271_w9100_dtrsm_col_left_upper_unit_14502,60.4199
+576,576,576,0,0,0,0,0,0,1.0,1.0,column,none,none,left,upper,unit,dtrsm,gpu,clblas,clblas271_w9100_dtrsm_col_left_upper_unit_14502,152.283
+768,768,768,0,0,0,0,0,0,1.0,1.0,column,none,none,left,upper,unit,dtrsm,gpu,clblas,clblas271_w9100_dtrsm_col_left_upper_unit_14502,271.667
+960,960,960,0,0,0,0,0,0,1.0,1.0,column,none,none,left,upper,unit,dtrsm,gpu,clblas,clblas271_w9100_dtrsm_col_left_upper_unit_14502,410.521
+1152,1152,1152,0,0,0,0,0,0,1.0,1.0,column,none,none,left,upper,unit,dtrsm,gpu,clblas,clblas271_w9100_dtrsm_col_left_upper_unit_14502,514.267
+1344,1344,1344,0,0,0,0,0,0,1.0,1.0,column,none,none,left,upper,unit,dtrsm,gpu,clblas,clblas271_w9100_dtrsm_col_left_upper_unit_14502,629.426
+1536,1536,1536,0,0,0,0,0,0,1.0,1.0,column,none,none,left,upper,unit,dtrsm,gpu,clblas,clblas271_w9100_dtrsm_col_left_upper_unit_14502,380.803
+1728,1728,1728,0,0,0,0,0,0,1.0,1.0,column,none,none,left,upper,unit,dtrsm,gpu,clblas,clblas271_w9100_dtrsm_col_left_upper_unit_14502,786.084
+1920,1920,1920,0,0,0,0,0,0,1.0,1.0,column,none,none,left,upper,unit,dtrsm,gpu,clblas,clblas271_w9100_dtrsm_col_left_upper_unit_14502,854.922
+2112,2112,2112,0,0,0,0,0,0,1.0,1.0,column,none,none,left,upper,unit,dtrsm,gpu,clblas,clblas271_w9100_dtrsm_col_left_upper_unit_14502,926.558
+2304,2304,2304,0,0,0,0,0,0,1.0,1.0,column,none,none,left,upper,unit,dtrsm,gpu,clblas,clblas271_w9100_dtrsm_col_left_upper_unit_14502,874.374
+2496,2496,2496,0,0,0,0,0,0,1.0,1.0,column,none,none,left,upper,unit,dtrsm,gpu,clblas,clblas271_w9100_dtrsm_col_left_upper_unit_14502,1004.46
+2688,2688,2688,0,0,0,0,0,0,1.0,1.0,column,none,none,left,upper,unit,dtrsm,gpu,clblas,clblas271_w9100_dtrsm_col_left_upper_unit_14502,1045.8
+2880,2880,2880,0,0,0,0,0,0,1.0,1.0,column,none,none,left,upper,unit,dtrsm,gpu,clblas,clblas271_w9100_dtrsm_col_left_upper_unit_14502,1054.79
+3072,3072,3072,0,0,0,0,0,0,1.0,1.0,column,none,none,left,upper,unit,dtrsm,gpu,clblas,clblas271_w9100_dtrsm_col_left_upper_unit_14502,617.848
+3264,3264,3264,0,0,0,0,0,0,1.0,1.0,column,none,none,left,upper,unit,dtrsm,gpu,clblas,clblas271_w9100_dtrsm_col_left_upper_unit_14502,1101.03
+3456,3456,3456,0,0,0,0,0,0,1.0,1.0,column,none,none,left,upper,unit,dtrsm,gpu,clblas,clblas271_w9100_dtrsm_col_left_upper_unit_14502,1126.04
+3648,3648,3648,0,0,0,0,0,0,1.0,1.0,column,none,none,left,upper,unit,dtrsm,gpu,clblas,clblas271_w9100_dtrsm_col_left_upper_unit_14502,1145.07
+3840,3840,3840,0,0,0,0,0,0,1.0,1.0,column,none,none,left,upper,unit,dtrsm,gpu,clblas,clblas271_w9100_dtrsm_col_left_upper_unit_14502,1009.83
+4032,4032,4032,0,0,0,0,0,0,1.0,1.0,column,none,none,left,upper,unit,dtrsm,gpu,clblas,clblas271_w9100_dtrsm_col_left_upper_unit_14502,1186.18
+4224,4224,4224,0,0,0,0,0,0,1.0,1.0,column,none,none,left,upper,unit,dtrsm,gpu,clblas,clblas271_w9100_dtrsm_col_left_upper_unit_14502,1180.93
+4416,4416,4416,0,0,0,0,0,0,1.0,1.0,column,none,none,left,upper,unit,dtrsm,gpu,clblas,clblas271_w9100_dtrsm_col_left_upper_unit_14502,1181.57
+4608,4608,4608,0,0,0,0,0,0,1.0,1.0,column,none,none,left,upper,unit,dtrsm,gpu,clblas,clblas271_w9100_dtrsm_col_left_upper_unit_14502,824.356
+4800,4800,4800,0,0,0,0,0,0,1.0,1.0,column,none,none,left,upper,unit,dtrsm,gpu,clblas,clblas271_w9100_dtrsm_col_left_upper_unit_14502,1206.0
+4992,4992,4992,0,0,0,0,0,0,1.0,1.0,column,none,none,left,upper,unit,dtrsm,gpu,clblas,clblas271_w9100_dtrsm_col_left_upper_unit_14502,1210.18
+5184,5184,5184,0,0,0,0,0,0,1.0,1.0,column,none,none,left,upper,unit,dtrsm,gpu,clblas,clblas271_w9100_dtrsm_col_left_upper_unit_14502,1226.17
+5376,5376,5376,0,0,0,0,0,0,1.0,1.0,column,none,none,left,upper,unit,dtrsm,gpu,clblas,clblas271_w9100_dtrsm_col_left_upper_unit_14502,1092.12
+5568,5568,5568,0,0,0,0,0,0,1.0,1.0,column,none,none,left,upper,unit,dtrsm,gpu,clblas,clblas271_w9100_dtrsm_col_left_upper_unit_14502,1238.66
+5760,5760,5760,0,0,0,0,0,0,1.0,1.0,column,none,none,left,upper,unit,dtrsm,gpu,clblas,clblas271_w9100_dtrsm_col_left_upper_unit_14502,1237.26
diff --git a/doc/performance/clBLAS_2.7.1/W9100/clblas271_w9100_dtrsm_col_right_lower_unit_14502.csv b/doc/performance/clBLAS_2.7.1/W9100/clblas271_w9100_dtrsm_col_right_lower_unit_14502.csv
new file mode 100644
index 0000000..7379997
--- /dev/null
+++ b/doc/performance/clBLAS_2.7.1/W9100/clblas271_w9100_dtrsm_col_right_lower_unit_14502.csv
@@ -0,0 +1,31 @@
+m,n,k,lda,ldb,ldc,offa,offb,offc,alpha,beta,order,transa,transb,side,uplo,diag,function,device,library,label,GFLOPS
+192,192,192,0,0,0,0,0,0,1.0,1.0,column,none,none,right,lower,unit,dtrsm,gpu,clblas,clblas271_w9100_dtrsm_col_right_lower_unit_14502,8.93028
+384,384,384,0,0,0,0,0,0,1.0,1.0,column,none,none,right,lower,unit,dtrsm,gpu,clblas,clblas271_w9100_dtrsm_col_right_lower_unit_14502,58.3999
+576,576,576,0,0,0,0,0,0,1.0,1.0,column,none,none,right,lower,unit,dtrsm,gpu,clblas,clblas271_w9100_dtrsm_col_right_lower_unit_14502,149.116
+768,768,768,0,0,0,0,0,0,1.0,1.0,column,none,none,right,lower,unit,dtrsm,gpu,clblas,clblas271_w9100_dtrsm_col_right_lower_unit_14502,279.346
+960,960,960,0,0,0,0,0,0,1.0,1.0,column,none,none,right,lower,unit,dtrsm,gpu,clblas,clblas271_w9100_dtrsm_col_right_lower_unit_14502,408.532
+1152,1152,1152,0,0,0,0,0,0,1.0,1.0,column,none,none,right,lower,unit,dtrsm,gpu,clblas,clblas271_w9100_dtrsm_col_right_lower_unit_14502,518.924
+1344,1344,1344,0,0,0,0,0,0,1.0,1.0,column,none,none,right,lower,unit,dtrsm,gpu,clblas,clblas271_w9100_dtrsm_col_right_lower_unit_14502,631.504
+1536,1536,1536,0,0,0,0,0,0,1.0,1.0,column,none,none,right,lower,unit,dtrsm,gpu,clblas,clblas271_w9100_dtrsm_col_right_lower_unit_14502,540.503
+1728,1728,1728,0,0,0,0,0,0,1.0,1.0,column,none,none,right,lower,unit,dtrsm,gpu,clblas,clblas271_w9100_dtrsm_col_right_lower_unit_14502,790.175
+1920,1920,1920,0,0,0,0,0,0,1.0,1.0,column,none,none,right,lower,unit,dtrsm,gpu,clblas,clblas271_w9100_dtrsm_col_right_lower_unit_14502,868.159
+2112,2112,2112,0,0,0,0,0,0,1.0,1.0,column,none,none,right,lower,unit,dtrsm,gpu,clblas,clblas271_w9100_dtrsm_col_right_lower_unit_14502,940.942
+2304,2304,2304,0,0,0,0,0,0,1.0,1.0,column,none,none,right,lower,unit,dtrsm,gpu,clblas,clblas271_w9100_dtrsm_col_right_lower_unit_14502,964.969
+2496,2496,2496,0,0,0,0,0,0,1.0,1.0,column,none,none,right,lower,unit,dtrsm,gpu,clblas,clblas271_w9100_dtrsm_col_right_lower_unit_14502,1019.57
+2688,2688,2688,0,0,0,0,0,0,1.0,1.0,column,none,none,right,lower,unit,dtrsm,gpu,clblas,clblas271_w9100_dtrsm_col_right_lower_unit_14502,1074.38
+2880,2880,2880,0,0,0,0,0,0,1.0,1.0,column,none,none,right,lower,unit,dtrsm,gpu,clblas,clblas271_w9100_dtrsm_col_right_lower_unit_14502,1060.53
+3072,3072,3072,0,0,0,0,0,0,1.0,1.0,column,none,none,right,lower,unit,dtrsm,gpu,clblas,clblas271_w9100_dtrsm_col_right_lower_unit_14502,956.6
+3264,3264,3264,0,0,0,0,0,0,1.0,1.0,column,none,none,right,lower,unit,dtrsm,gpu,clblas,clblas271_w9100_dtrsm_col_right_lower_unit_14502,1114.54
+3456,3456,3456,0,0,0,0,0,0,1.0,1.0,column,none,none,right,lower,unit,dtrsm,gpu,clblas,clblas271_w9100_dtrsm_col_right_lower_unit_14502,1144.7
+3648,3648,3648,0,0,0,0,0,0,1.0,1.0,column,none,none,right,lower,unit,dtrsm,gpu,clblas,clblas271_w9100_dtrsm_col_right_lower_unit_14502,1156.12
+3840,3840,3840,0,0,0,0,0,0,1.0,1.0,column,none,none,right,lower,unit,dtrsm,gpu,clblas,clblas271_w9100_dtrsm_col_right_lower_unit_14502,1133.81
+4032,4032,4032,0,0,0,0,0,0,1.0,1.0,column,none,none,right,lower,unit,dtrsm,gpu,clblas,clblas271_w9100_dtrsm_col_right_lower_unit_14502,1196.38
+4224,4224,4224,0,0,0,0,0,0,1.0,1.0,column,none,none,right,lower,unit,dtrsm,gpu,clblas,clblas271_w9100_dtrsm_col_right_lower_unit_14502,1193.58
+4416,4416,4416,0,0,0,0,0,0,1.0,1.0,column,none,none,right,lower,unit,dtrsm,gpu,clblas,clblas271_w9100_dtrsm_col_right_lower_unit_14502,1191.64
+4608,4608,4608,0,0,0,0,0,0,1.0,1.0,column,none,none,right,lower,unit,dtrsm,gpu,clblas,clblas271_w9100_dtrsm_col_right_lower_unit_14502,1125.08
+4800,4800,4800,0,0,0,0,0,0,1.0,1.0,column,none,none,right,lower,unit,dtrsm,gpu,clblas,clblas271_w9100_dtrsm_col_right_lower_unit_14502,1216.42
+4992,4992,4992,0,0,0,0,0,0,1.0,1.0,column,none,none,right,lower,unit,dtrsm,gpu,clblas,clblas271_w9100_dtrsm_col_right_lower_unit_14502,1229.49
+5184,5184,5184,0,0,0,0,0,0,1.0,1.0,column,none,none,right,lower,unit,dtrsm,gpu,clblas,clblas271_w9100_dtrsm_col_right_lower_unit_14502,1236.81
+5376,5376,5376,0,0,0,0,0,0,1.0,1.0,column,none,none,right,lower,unit,dtrsm,gpu,clblas,clblas271_w9100_dtrsm_col_right_lower_unit_14502,1223.5
+5568,5568,5568,0,0,0,0,0,0,1.0,1.0,column,none,none,right,lower,unit,dtrsm,gpu,clblas,clblas271_w9100_dtrsm_col_right_lower_unit_14502,1248.05
+5760,5760,5760,0,0,0,0,0,0,1.0,1.0,column,none,none,right,lower,unit,dtrsm,gpu,clblas,clblas271_w9100_dtrsm_col_right_lower_unit_14502,1250.83
diff --git a/doc/performance/clBLAS_2.7.1/W9100/clblas271_w9100_dtrsm_col_right_upper_unit_14502.csv b/doc/performance/clBLAS_2.7.1/W9100/clblas271_w9100_dtrsm_col_right_upper_unit_14502.csv
new file mode 100644
index 0000000..2a59530
--- /dev/null
+++ b/doc/performance/clBLAS_2.7.1/W9100/clblas271_w9100_dtrsm_col_right_upper_unit_14502.csv
@@ -0,0 +1,31 @@
+m,n,k,lda,ldb,ldc,offa,offb,offc,alpha,beta,order,transa,transb,side,uplo,diag,function,device,library,label,GFLOPS
+192,192,192,0,0,0,0,0,0,1.0,1.0,column,none,none,right,upper,unit,dtrsm,gpu,clblas,clblas271_w9100_dtrsm_col_right_upper_unit_14502,10.6716
+384,384,384,0,0,0,0,0,0,1.0,1.0,column,none,none,right,upper,unit,dtrsm,gpu,clblas,clblas271_w9100_dtrsm_col_right_upper_unit_14502,70.5926
+576,576,576,0,0,0,0,0,0,1.0,1.0,column,none,none,right,upper,unit,dtrsm,gpu,clblas,clblas271_w9100_dtrsm_col_right_upper_unit_14502,180.089
+768,768,768,0,0,0,0,0,0,1.0,1.0,column,none,none,right,upper,unit,dtrsm,gpu,clblas,clblas271_w9100_dtrsm_col_right_upper_unit_14502,285.734
+960,960,960,0,0,0,0,0,0,1.0,1.0,column,none,none,right,upper,unit,dtrsm,gpu,clblas,clblas271_w9100_dtrsm_col_right_upper_unit_14502,408.363
+1152,1152,1152,0,0,0,0,0,0,1.0,1.0,column,none,none,right,upper,unit,dtrsm,gpu,clblas,clblas271_w9100_dtrsm_col_right_upper_unit_14502,555.832
+1344,1344,1344,0,0,0,0,0,0,1.0,1.0,column,none,none,right,upper,unit,dtrsm,gpu,clblas,clblas271_w9100_dtrsm_col_right_upper_unit_14502,690.637
+1536,1536,1536,0,0,0,0,0,0,1.0,1.0,column,none,none,right,upper,unit,dtrsm,gpu,clblas,clblas271_w9100_dtrsm_col_right_upper_unit_14502,519.496
+1728,1728,1728,0,0,0,0,0,0,1.0,1.0,column,none,none,right,upper,unit,dtrsm,gpu,clblas,clblas271_w9100_dtrsm_col_right_upper_unit_14502,863.036
+1920,1920,1920,0,0,0,0,0,0,1.0,1.0,column,none,none,right,upper,unit,dtrsm,gpu,clblas,clblas271_w9100_dtrsm_col_right_upper_unit_14502,901.732
+2112,2112,2112,0,0,0,0,0,0,1.0,1.0,column,none,none,right,upper,unit,dtrsm,gpu,clblas,clblas271_w9100_dtrsm_col_right_upper_unit_14502,1036.75
+2304,2304,2304,0,0,0,0,0,0,1.0,1.0,column,none,none,right,upper,unit,dtrsm,gpu,clblas,clblas271_w9100_dtrsm_col_right_upper_unit_14502,1045.06
+2496,2496,2496,0,0,0,0,0,0,1.0,1.0,column,none,none,right,upper,unit,dtrsm,gpu,clblas,clblas271_w9100_dtrsm_col_right_upper_unit_14502,1126.92
+2688,2688,2688,0,0,0,0,0,0,1.0,1.0,column,none,none,right,upper,unit,dtrsm,gpu,clblas,clblas271_w9100_dtrsm_col_right_upper_unit_14502,1170.15
+2880,2880,2880,0,0,0,0,0,0,1.0,1.0,column,none,none,right,upper,unit,dtrsm,gpu,clblas,clblas271_w9100_dtrsm_col_right_upper_unit_14502,1148.58
+3072,3072,3072,0,0,0,0,0,0,1.0,1.0,column,none,none,right,upper,unit,dtrsm,gpu,clblas,clblas271_w9100_dtrsm_col_right_upper_unit_14502,981.035
+3264,3264,3264,0,0,0,0,0,0,1.0,1.0,column,none,none,right,upper,unit,dtrsm,gpu,clblas,clblas271_w9100_dtrsm_col_right_upper_unit_14502,1198.84
+3456,3456,3456,0,0,0,0,0,0,1.0,1.0,column,none,none,right,upper,unit,dtrsm,gpu,clblas,clblas271_w9100_dtrsm_col_right_upper_unit_14502,1220.03
+3648,3648,3648,0,0,0,0,0,0,1.0,1.0,column,none,none,right,upper,unit,dtrsm,gpu,clblas,clblas271_w9100_dtrsm_col_right_upper_unit_14502,1244.95
+3840,3840,3840,0,0,0,0,0,0,1.0,1.0,column,none,none,right,upper,unit,dtrsm,gpu,clblas,clblas271_w9100_dtrsm_col_right_upper_unit_14502,1177.25
+4032,4032,4032,0,0,0,0,0,0,1.0,1.0,column,none,none,right,upper,unit,dtrsm,gpu,clblas,clblas271_w9100_dtrsm_col_right_upper_unit_14502,1272.59
+4224,4224,4224,0,0,0,0,0,0,1.0,1.0,column,none,none,right,upper,unit,dtrsm,gpu,clblas,clblas271_w9100_dtrsm_col_right_upper_unit_14502,1262.03
+4416,4416,4416,0,0,0,0,0,0,1.0,1.0,column,none,none,right,upper,unit,dtrsm,gpu,clblas,clblas271_w9100_dtrsm_col_right_upper_unit_14502,1301.38
+4608,4608,4608,0,0,0,0,0,0,1.0,1.0,column,none,none,right,upper,unit,dtrsm,gpu,clblas,clblas271_w9100_dtrsm_col_right_upper_unit_14502,1216.99
+4800,4800,4800,0,0,0,0,0,0,1.0,1.0,column,none,none,right,upper,unit,dtrsm,gpu,clblas,clblas271_w9100_dtrsm_col_right_upper_unit_14502,1315.69
+4992,4992,4992,0,0,0,0,0,0,1.0,1.0,column,none,none,right,upper,unit,dtrsm,gpu,clblas,clblas271_w9100_dtrsm_col_right_upper_unit_14502,1319.76
+5184,5184,5184,0,0,0,0,0,0,1.0,1.0,column,none,none,right,upper,unit,dtrsm,gpu,clblas,clblas271_w9100_dtrsm_col_right_upper_unit_14502,1343.41
+5376,5376,5376,0,0,0,0,0,0,1.0,1.0,column,none,none,right,upper,unit,dtrsm,gpu,clblas,clblas271_w9100_dtrsm_col_right_upper_unit_14502,1312.79
+5568,5568,5568,0,0,0,0,0,0,1.0,1.0,column,none,none,right,upper,unit,dtrsm,gpu,clblas,clblas271_w9100_dtrsm_col_right_upper_unit_14502,1357.02
+5760,5760,5760,0,0,0,0,0,0,1.0,1.0,column,none,none,right,upper,unit,dtrsm,gpu,clblas,clblas271_w9100_dtrsm_col_right_upper_unit_14502,1348.39
--
Alioth's /usr/local/bin/git-commit-notice on /srv/git.debian.org/git/debian-science/packages/clblas.git
More information about the debian-science-commits
mailing list