[SCM] An automatic device model synthesizer for Verilog-AMS branch, upstream, created. 0848c9cdd88b26fe0186ddb0d9e6786ffd03d8df

[r29173]

The branch, upstream has been created
        at  0848c9cdd88b26fe0186ddb0d9e6786ffd03d8df (commit)

- Shortlog ------------------------------------------------------------
-----------------------------------------------------------------------

-- 
An automatic device model synthesizer for Verilog-AMS